What is claimed is:

15

25

 A method of sharing a memory module between a plurality of processors comprising:

dividing the memory module into n banks, where n = at least 2, wherein each bank can be accessed by one or more processors at any one time;

mapping the memory module to allocate sequential addresses to alternate banks of the memory; and

storing data bytes in memory, wherein said data bytes

in sequential addresses are stored in alternate banks due

to the mapping of the memory.

- 2. The method of claim 1 further including a step of dividing each bank into x blocks, where x = at least 1, wherein each block can be accessed by one of the plurality of processors at any one time.
 - 3. The method of claim 1 further including a step of determining whether memory access conflict has occurred, wherein two or more processors are accessing the same block at any one time.
 - 4. The method of claim 1 further including a step of synchronizing the processors to access different blocks at any one time.

- 5. The method of claim 4 further including a step of determining access priorities of the processors when memory access conflict occurs.
- 6. The method of claim 5 wherein the step of determining access priorities comprises assigning lower access priorities to processors that have caused the memory conflict.
- 7. The method of claim 5 wherein the step of determining access priorities comprises assigning lower access priorities to processors that performed a jump.
- 8. The method of claim 4 wherein the step of

 synchronizing the processors comprises locking processors

 with lower priorities for one or more cycles when memory

 access conflict occurs.
 - 9. A system comprising:
- 20 a plurality of processors;
 - a memory module comprising n banks, where n = at least 2, wherein each bank can be accessed by one or more processors at any one time;
- a memory map for allocating sequential addresses to alternate banks of the memory module; and

data bytes stored in memory, wherein said data bytes in sequential addresses are stored in alternate banks according to the memory map.

- 10. The system of claim 9 wherein each bank comprises x blocks, where x = at least 1, wherein each block can be accessed by one of the plurality of processors at any one time.
- 10 11. The system of claim 9 further comprising a flow control unit for synchronizing the processors to access different blocks at any one time.
- 12. The system of claim 9 further comprising a priority
 15 register for storing the access priority of each processor.
 - 13. The system of claim 9 wherein said data bytes comprise program instructions.
- 20 14. The system of claim 9 further comprising a plurality of critical memory modules for storing a plurality of data bytes for each processor for reducing memory access conflicts.

15. A method of sharing a memory module between a plurality of processors comprising:

dividing the memory module into n banks, where n = at least 2, enabling the memory module to be accessed by one or more processors simultaneously;

mapping the memory module to allocate sequential addresses to alternate banks of the memory;

10

15

20

25

storing data words in memory, wherein data words in sequential addresses are stored in alternate banks due to the mapping of the memory; and

providing a first signal path, the first signal path coupling a cache to a processor and the memory module when selected, the cache enabling the processor to fetch a plurality of data words from different banks simultaneously.

- 16. The method of claim 15 further including a step of dividing the bank into x blocks, where x = at least 1, wherein a block can be accessed by one of the plurality of processors at any one time.
- 17. The method of claim 15 further including a step of determining whether contention has occurred, wherein two or more processors are accessing the same address range at any one time.

- 18. The method of claim 17 wherein the address range coincides with at least one block.
- 19. The method of the claim 15 further including a step of synchronizing the processors to access different banks when contention has occurred.
 - 20. The method of the claim 15 further including the step of providing a second signal path, the second signal path coupling the processor to the memory module when selected.
 - 21. The method of the claim 15 further including a step of activating the second signal path when contention has not occurred.

15

10

- 22. The method of the claim 15 further including a step of synchronizing the processors to access different banks when contention has occurred.
- 20 23. The method of the claim 15 further including a step of determining access priorities of the processors when contention has occurred.

- 24. The method of claim 23 wherein the step of determining access priorities comprises assigning lower access priorities to processors that have caused the contention.
- 5 25. The method of the claim 19 wherein the step of synchronizing the processors comprises inserting wait states for processors with lower priorities when contention occurs.
- 10 26. The method of the claim 15 further including a step of activating the first signal path when contention has occurred.
 - 27. A system comprising:
- a plurality of processors;
 - a memory module comprising n banks, where n=at least 2, wherein a bank can be accessed by one or more processors at any one time;
- a memory map for allocating sequential addresses to 20 alternate banks of the memory module;

data words stored in memory, wherein data words in sequential addresses are stored in alternate banks according to the memory map; and

a plurality of control logic unit for enabling a processor to access a plurality of data words from different banks.